US20100006908A1 - Backside illuminated image sensor with shallow backside trench for photodiode isolation - Google Patents
Backside illuminated image sensor with shallow backside trench for photodiode isolation Download PDFInfo
- Publication number
- US20100006908A1 US20100006908A1 US12/169,810 US16981008A US2010006908A1 US 20100006908 A1 US20100006908 A1 US 20100006908A1 US 16981008 A US16981008 A US 16981008A US 2010006908 A1 US2010006908 A1 US 2010006908A1
- Authority
- US
- United States
- Prior art keywords
- backside
- layer
- sensor
- trenches
- image sensor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 41
- 239000007943 implant Substances 0.000 claims abstract description 46
- 238000003384 imaging method Methods 0.000 claims abstract description 17
- 239000010410 layer Substances 0.000 claims description 196
- 238000000034 method Methods 0.000 claims description 39
- 230000003667 anti-reflective effect Effects 0.000 claims description 31
- 239000000758 substrate Substances 0.000 claims description 27
- 238000012545 processing Methods 0.000 claims description 26
- 150000004767 nitrides Chemical class 0.000 claims description 20
- 239000002019 doping agent Substances 0.000 claims description 15
- 238000002161 passivation Methods 0.000 claims description 10
- 230000015572 biosynthetic process Effects 0.000 claims description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims description 8
- 238000011049 filling Methods 0.000 claims description 7
- 238000001465 metallisation Methods 0.000 claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229920005591 polysilicon Polymers 0.000 claims description 7
- 238000003491 array Methods 0.000 claims description 6
- 238000005286 illumination Methods 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 4
- 239000012212 insulator Substances 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 3
- 239000011229 interlayer Substances 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims description 2
- 238000003672 processing method Methods 0.000 claims 1
- 238000005215 recombination Methods 0.000 abstract description 7
- 230000006798 recombination Effects 0.000 abstract description 7
- 230000009467 reduction Effects 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 91
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 239000000463 material Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 241001428800 Cell fusing agent virus Species 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 208000036971 interstitial lung disease 2 Diseases 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 206010034960 Photophobia Diseases 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 208000013469 light sensitivity Diseases 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000010791 quenching Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14632—Wafer-level processed structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
Definitions
- charge storage regions associated with the sensor photodiodes are located a substantial distance away from the backside surface. This is problematic in that many carriers generated by the photodiodes from incident light are lost before they can be collected, for example, due to recombination with other carriers or crosstalk between adjacent photodiodes.
- Illustrative embodiments of the invention provide backside illuminated image sensors having reduced carrier recombination and crosstalk, and thus improved performance.
- a process of forming a backside illuminated image sensor is provided.
- the process is a wafer level process for forming a plurality of image sensors each having a pixel array configured for backside illumination, with the image sensors being formed utilizing an image sensor wafer.
- the image sensor wafer comprises a substrate and a sensor layer formed over the substrate.
- the process includes the steps of forming backside trenches in a backside surface of the sensor layer, implanting a dopant into the sensor layer through the backside trenches so as to form backside field isolation implant regions corresponding to the backside trenches, filling the backside trenches, forming at least one antireflective layer over the filled backside trenches, and further processing the image sensor wafer to form the plurality of image sensors.
- the image sensor wafer may be, for example, a silicon-on-insulator (SOI) wafer having a buried oxide layer arranged between the substrate and the sensor layer, or an epitaxial wafer having a P ⁇ sensor layer formed over a P+ substrate.
- SOI silicon-on-insulator
- a pad oxide layer may be formed over the sensor layer, and a pad nitride layer may be formed over the pad oxide layer. Alignment marks may then be formed that extend through the oxide and nitride layers and into the sensor layer.
- the backside trenches may be etched through the nitride and oxide layers, and a liner oxide layer may be formed within the backside trenches.
- the backside trenches may then be filled with a material such as oxide or polysilicon.
- the antireflective layer may comprise an antireflective oxide layer formed on the backside surface of the sensor layer, and an antireflective nitride layer formed over the antireflective oxide layer. Prior to or after forming the antireflective oxide layer, a backside passivation implant operation may be performed.
- the process may further include a backside well isolation implant operation. This may involve, for example, depositing a photoresist over the antireflective layer, patterning the photoresist to form openings over the backside trenches, and implanting a dopant through the openings to form backside well isolation implant regions corresponding to the backside trenches.
- the step of further processing the image sensor wafer to form the plurality of image sensors further comprises the steps of forming an oxide layer over the antireflective layer, attaching a temporary carrier wafer to a backside surface of the oxide layer, removing the substrate, forming photosensitive elements of the pixel arrays in the sensor layer, forming frontside trenches in a frontside surface of the sensor layer, forming frontside field isolation implant regions corresponding to the frontside trenches, filling the frontside trenches, forming frontside well isolation implant regions corresponding to the frontside trenches, forming at least one dielectric layer on the frontside surface of the sensor layer, attaching a handle wafer to a frontside surface of said at least one dielectric layer, removing the temporary carrier wafer, and separating the image sensor wafer into the plurality of image sensors.
- a backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, an oxide layer adjacent a backside surface of the sensor layer, and at least one dielectric layer adjacent a frontside surface of the sensor layer.
- the sensor layer further comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements.
- the backside trenches have corresponding backside field isolation implant regions formed in the sensor layer.
- a backside illuminated image sensor in accordance with the invention may be advantageously implemented in a digital camera or other type of imaging device, and provides improved performance in such a device without significantly increasing image sensor die size or cost.
- FIG. 1 is a block diagram of a digital camera having a backside illuminated image sensor configured in accordance with an illustrative embodiment of the invention
- FIGS. 2 through 14 are cross-sectional views showing portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, in accordance with an illustrative embodiment of the invention.
- FIG. 15 is a plan view of an image sensor wafer comprising multiple image sensors formed using the exemplary process of FIGS. 2 through 14 .
- FIG. 1 shows a digital camera 10 in an illustrative embodiment of the invention.
- the digital camera light from a subject scene is input to an imaging stage 12 .
- the imaging stage may comprise conventional elements such as a lens, a neutral density filter, an iris and a shutter.
- the light is focused by the imaging stage 12 to form an image on an image sensor 14 , which converts the incident light to electrical signals.
- the digital camera 10 further includes a processor 16 , a memory 18 , a display 20 , and one or more additional input/output (I/O) elements 22 .
- I/O input/output
- the imaging stage 12 may be integrated with the image sensor 14 , and possibly one or more additional elements of the digital camera 10 , to form a compact camera module.
- the image sensor 14 is assumed in the present embodiment to be a CMOS image sensor, although other types of image sensors may be used in implementing the invention. More particularly, the image sensor 14 comprises a backside illuminated image sensor that is formed in a manner to be described below in conjunction with FIGS. 2 through 14 .
- the image sensor generally comprises a pixel array having a plurality of pixels arranged in rows and columns and may include additional circuitry associated with sampling and readout of the pixel array, such as signal generation circuitry, signal processing circuitry, row and column selection circuitry, etc.
- This sampling and readout circuitry may comprise, for example, an analog signal processor for processing analog signals read out from the pixel array and an analog-to-digital converter for converting such signals to a digital form.
- sampling and readout circuitry may be arranged external to the image sensor, or formed integrally with the pixel array, for example, on a common integrated circuit with photodiodes and other elements of the pixel array.
- the image sensor 14 will typically be implemented as a color image sensor having an associated CFA pattern.
- CFA patterns that may be used with the image sensor 14 include those described in the above-cited U.S. Patent Application Publication No. 2007/0024931, although other CFA patterns may be used in other embodiments of the invention.
- a conventional Bayer pattern may be used, as disclosed in U.S. Pat. No. 3,971,065, entitled “Color Imaging Array,” which is incorporated by reference herein.
- the processor 16 may comprise, for example, a microprocessor, a central processing unit (CPU), an application-specific integrated circuit (ASIC), a digital signal processor (DSP), or other processing device, or combinations of multiple such devices.
- Various elements of the imaging stage 12 and the image sensor 14 may be controlled by timing signals or other signals supplied from the processor 16 .
- the memory 18 may comprise any type of memory, such as, for example, random access memory (RAM), read-only memory (ROM), Flash memory, disk-based memory, removable memory, or other types of storage elements, in any combination.
- RAM random access memory
- ROM read-only memory
- Flash memory disk-based memory
- removable memory or other types of storage elements, in any combination.
- Functionality associated with sampling and readout of the pixel array and the processing of corresponding image data may be implemented at least in part in the form of software that is stored in memory 18 and executed by processor 16 .
- a given image captured by the image sensor 14 may be stored by the processor 16 in memory 18 and presented on display 20 .
- the display 20 is typically an active matrix color liquid crystal display (LCD), although other types of displays may be used.
- the additional I/O elements 22 may comprise, for example, various on-screen controls, buttons or other user interfaces, network interfaces, memory card interfaces, etc.
- the digital camera as shown in FIG. 1 may comprise additional or alternative elements of a type known to those skilled in the art. Elements not specifically shown or described herein may be selected from those known in the art. As noted previously, the present invention may be implemented in a wide variety of other types of digital cameras or imaging devices. Also, as mentioned above, certain aspects of the embodiments described herein may be implemented at least in part in the form of software executed by one or more processing elements of an imaging device. Such software can be implemented in a straightforward manner given the teachings provided herein, as will be appreciated by those skilled in the art.
- the image sensor 14 may be fabricated on a silicon substrate or other type of substrate.
- each pixel of the pixel array includes a photodiode and associated circuitry for measuring the light level at that pixel.
- Such circuitry may comprise, for example, transfer gates, reset transistors, select transistors, output transistors, and other elements, configured in a well-known conventional manner.
- an excessive carrier loss problem can arise in conventional backside illuminated image sensors, due to carrier recombination prior to collection as well as crosstalk between adjacent photodiodes.
- One possible approach to addressing this problem is to utilize a low-doped epitaxial layer for the sensor layer in which the photodiodes are formed, so as to extend the depletion regions associated with the respective photodiodes and thereby reduce carrier recombination.
- a low-doped epitaxial layer for the sensor layer in which the photodiodes are formed
- FIGS. 2 through 14 generally involve processing an image sensor wafer to form a plurality of image sensors each having a pixel array configured for backside illumination.
- FIGS. 2 through 8 will show various process steps as applied to two separate image sensor wafers, one a silicon-on-insulator (SO) wafer 200 and the other an epitaxial wafer 210 .
- SO silicon-on-insulator
- FIGS. 9 through 14 will show the remaining process steps as applied to only a single image sensor wafer.
- the SO and epitaxial wafers 200 and 210 will be used to illustrate the invention, it is to be appreciated that other types of wafers may be used.
- the portions of the image sensor wafers 200 and 210 as shown in FIG. 2 generally correspond to a particular one of the image sensors, and may be viewed as including a pixel array area surrounded by periphery areas.
- the periphery areas may include or be associated with bond pad areas, or other portions of the image sensor.
- the image sensor wafer 200 or 210 also has a frontside and a backside. With reference to FIG. 2 , the backside of these image sensor wafers corresponds generally to the top of the wafers. Thus, in the completed image sensor wafer shown in FIG. 14 , light from a subject scene will be incident on the photodiodes or other photosensitive elements of the pixel array through the side identified in that figure as the backside, which again is the top of the wafer.
- the terms “frontside” and “backside” will be used herein to denote particular sides of an image sensor wafer or an image sensor formed from such a wafer, as well as sides of particular layers of the image sensor wafer or corresponding image sensor.
- the SOI image sensor wafer 200 comprises a silicon substrate 202 , a buried oxide (BOX) layer 204 formed on the substrate, and a silicon sensor layer 206 formed on the buried oxide layer.
- the epitaxial image sensor wafer 210 comprises a P+ substrate 212 , and a P ⁇ sensor layer 214 formed over the P+ substrate.
- various layers of an image sensor wafer may be described herein as having frontside and backside surfaces.
- the sensor layer 206 has a frontside surface 206 F and a backside surface 206 B.
- a pad oxide layer 220 is formed over the sensor layer 206 of the SOI wafer 200 , and a pad nitride layer 222 is formed over the pad oxide layer 220 .
- a pad oxide layer 220 is formed over the sensor layer 206 of the SOI wafer 200
- a pad nitride layer 222 is formed over the pad oxide layer 220 .
- alignment marks 300 are patterned and formed, which will generally involve lithography operations such as photoresist deposition followed by exposing, developing and etching.
- the alignment marks are patterned in accordance with a desired alignment mark pattern, which will generally depend upon the particular type of lithography equipment being used to process the image sensor wafer.
- the alignment marks 300 extend through the pad oxide and nitride layers 220 , 222 and sensor layer 206 to an underlying surface of the buried oxide layer 204 .
- the alignment marks extend through the entire sensor layer 206 .
- These alignment marks can be used to provide alignment between frontside and backside features, and to align CFA elements and their associated microlenses to corresponding photodiodes or other photosensitive elements of the pixel array.
- the alignment marks 300 may comprise polysilicon.
- Advantageous techniques for forming polysilicon alignment marks of this type in a backside illuminated image sensor are disclosed in the above-cited U.S. Patent Application Kodak Docket No. 94870, although a wide variety of other techniques may be used to form alignment marks 300 .
- Backside trenches 400 are then formed in the backside surface 206 B of the sensor layer 206 , as illustrated in FIG. 4 .
- a dopant is implanted into the sensor layer through the backside trenches 400 as indicated by the downward pointing arrows so as to form backside field isolation implant regions 402 .
- the backside trenches in this embodiment are formed by etching the trenches through the nitride and oxide layers 222 , 220 .
- the trenches in the illustrative embodiment are shallow trenches, and may have a depth of approximately 0.1 to 0.5 micrometers ( ⁇ m).
- the trench width is typically about 0.1 to 0.2 ⁇ m, but will generally depend on the size of the photodiodes, which may vary from implementation to implementation. A narrower width is generally preferred in terms of providing an improved photoresponse.
- the backside trenches 400 and their associated field isolation implant regions 402 serve to dielectrically isolate the backside of each pixel of the pixel array, which results in less carrier recombination and reduced crosstalk in the completed structure shown in FIG. 14 .
- the backside trenches 400 may be arranged so as to appear as a grid in a top-down plan view of the pixel array area of a given image sensor.
- each photodiode may be located in one of the grid positions so as to be substantially surrounded by backside trenches.
- a liner oxide layer may be formed within the backside trenches 400 .
- the liner oxide will have a thickness of about 50 to 150 Angstroms.
- the field isolation implant can be done before or after the formation of the liner oxide layer.
- the downward pointing arrows in FIG. 6 illustrate the performance of a backside passivation implant operation in conjunction with the formation of the antireflective oxide layer 600 .
- This passivation implant operation may performed before or after the formation of the oxide layer 600 , and creates a passivation implant region 604 that serves to quench surface states at the backside surface of the sensor layer 206 .
- the backside passivation implant of FIG. 6 will use an n-type dopant for a PMOS pixel array or a p-type dopant for an NMOS pixel array. Also, suitable concentrations for the passivation implant are the same as those identified above for the field isolation implant, that is, from about 5 ⁇ 10 12 to 5 ⁇ 10 13 atoms/cm 3 .
- FIG. 7 illustrates the performance of a backside well isolation implant operation.
- a backside well isolation implant operation is considered optional, but can provide additional lateral isolation between adjacent photodiodes to be formed in the sensor layer 206 .
- a photoresist 700 is deposited over the antireflective nitride layer 602 and patterned to form openings 702 over respective ones of the backside trenches 400 .
- a well isolation implant operation is performed, as indicated by the downward pointing arrows, to implant a dopant through the openings 702 .
- This operation forms backside well isolation implant regions 704 associated with the respective backside trenches. Forming the regions 704 from the backside rather than the frontside allows narrower regions to be formed, which can enhance performance.
- the dopant used for the well isolation implant will be an n-type dopant for a PMOS pixel array or a p-type dopant for an NMOS pixel array.
- Suitable concentrations for the well isolation implant are from about 5 ⁇ 10 11 to 5 ⁇ 10 13 atoms/cm 3 .
- any remaining portions of the photoresist 700 are then stripped, and an oxide layer 800 is deposited over the antireflective nitride layer 602 as illustrated in FIG. 8 .
- the oxide layer 800 may be deposited to a thickness of about 0.1 to 0.5 ⁇ m.
- the backside surface of the oxide layer 800 may then be subject to a chemical-mechanical polishing (CMP) operation to prepare the surface for bonding of a temporary carrier wafer.
- CMP chemical-mechanical polishing
- FIG. 9 shows the image sensor wafer structure after a temporary carrier wafer 900 is bonded to the backside surface of the oxide layer 800 and the substrate 202 and buried oxide layer 204 are removed.
- the substrate may be removed using, for example, grinding, polishing or etching techniques, in any combination.
- the substrate 202 is removed down to the buried oxide layer 204 , and then the buried oxide layer is removed.
- the substrate removal process is configured to terminate when the alignment marks 300 are reached.
- the sensor layer 206 or 214 is more particularly identified, by way of illustrative example, as a P ⁇ sensor layer.
- the backside temporary carrier wafer 900 may comprise, for example, a type of wafer commonly referred to as a handle wafer.
- the temporary carrier wafer may be attached to the image sensor wafer using epoxy or another suitable adhesive.
- the temporary carrier wafer is shown as a P ⁇ wafer in this embodiment, this is by way of example only, and other types of dopings may be used.
- the sensor layer may use dopings other than those illustrated in the figure.
- the sensor layer as illustrated in FIG. 9 has a P ⁇ doping, but the processing operations could be modified in a straightforward manner to use an alternative doping such as an N ⁇ doping.
- Other doping indications shown adjacent the cross-sectional views in FIGS. 2 through 14 may be similarly varied in other embodiments, as will be appreciated by those skilled in the art.
- FIG. 10 shows the image sensor wafer flipped over for further processing.
- this further processing generally involves forming photosensitive elements 1100 of the pixel arrays in the sensor layer 206 or 214 , forming frontside trenches 1102 in a frontside surface of the sensor layer, forming frontside field isolation implant regions corresponding to the frontside trenches, filling the frontside trenches, forming frontside well isolation implant regions 1104 corresponding to the frontside trenches, and forming a dielectric layer 1106 on the frontside surface of the sensor layer.
- the photosensitive elements of the pixel arrays in the illustrative embodiments comprise photodiodes.
- the frontside trenches 1102 and their associated implant regions may be formed using techniques similar to those described above for formation of the backside trenches 400 and their associated implant regions.
- the dielectric layer 1106 in this embodiment comprises multiple layers of dielectric material and may include, for example, an interlayer dielectric (ILD) and an intermetal dielectric (IMD) that separates multiple levels of metallization.
- ILD interlayer dielectric
- IMD intermetal dielectric
- Various image sensor features such as interconnects, gates or other circuitry elements may be formed within the dielectric layer 1106 using conventional techniques. Although only a single dielectric layer 1106 is shown in the diagram of FIG. 1 , other embodiments may comprise multiple dielectric layers, possibly separated from one another by one or more intervening layers.
- Metal conductors 1108 formed on a frontside surface of the dielectric layer 1106 represent the last metal layer in the image sensor wafer.
- An oxide layer 1200 is deposited over the dielectric layer 1106 and metal conductors 1108 , and then planarized using a CMP operation.
- FIG. 12 shows the resulting structure.
- a frontside handle wafer 1300 is attached to the oxide layer 1200 above the last metal layer, and the backside temporary carrier wafer 900 is removed.
- the handle wafer 1300 may be attached using, for example, low temperature oxide-to-oxide bonding.
- FIG. 14 shows the image sensor wafer flipped again for further backside processing.
- the frontside handle wafer 1300 serves as a substrate, providing support for the structure for the further backside processing.
- This further processing may include, for example, forming CFAs on the backside surface of the oxide layer 800 for respective ones of the pixel arrays.
- each of the pixel arrays of the image sensor wafer has a corresponding CFA which includes color filter elements that are arranged over respective photosensitive elements 1100 of the sensor layer.
- Microlenses may also be formed over respective color filter elements of the CFAs.
- the CFAs and their associated microlenses are not shown in the figure, but can be arranged in a well-known conventional manner.
- the color filter elements and associated microlenses are aligned with the alignment marks 300 , so as to provide accurate alignment between the photodiodes of the sensor layer and the corresponding color filter elements of the CFA.
- the resulting processed image sensor wafer is then diced into a plurality of image sensors configured for backside illumination, one of which is the image sensor 14 in digital camera 10 .
- the wafer dicing operation will be described in greater detail below in conjunction with FIG. 15 .
- the handle wafer 1300 in this embodiment is not removed prior to dicing, but instead serves as a permanent handle wafer, portions of which remain part of respective ones of the image sensors that are separated from one another in the dicing operation.
- a second temporary carrier wafer may be used in place of the handle wafer 1300 .
- the second temporary carrier wafer like the first temporary carrier wafer 900 , may be attached using epoxy or another suitable adhesive.
- a transparent cover sheet comprising transparent covers overlying respective ones of the CFAs may be attached to the backside surface of the image sensor wafer prior to removing the second temporary carrier wafer.
- Each such glass cover may comprise a central cavity arranged over its corresponding CFA and further comprise peripheral supports secured to the backside surface of the oxide layer 800 via epoxy.
- the transparent cover sheet may be formed of glass or another transparent material.
- Such a cover sheet may be attached to the wafer as a single sheet which is divided into separate covers when the image sensors are diced from the wafer. Further details regarding the use of such a temporary carrier wafer and transparent cover sheet may be found in the above-cited U.S. Patent Application Kodak Docket No. 94872. However, it is to be appreciated that use of such elements and associated processing operations is not a requirement of the present invention.
- the above-described illustrative embodiments advantageously provide an improved processing arrangement for forming a backside illuminated image sensor.
- the process described in conjunction with FIGS. 2 through 14 provides additional backside features, such as shallow backside trenches with associated backside field isolation, passivation and well isolation implants, that substantially reduce carrier recombination and crosstalk between adjacent photodiodes.
- This provides a backside illuminated image sensor that exhibits improved performance in terms of an enhanced ability to detect incident light, without significantly increasing image sensor die size or cost.
Abstract
A backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, an oxide layer adjacent a backside surface of the sensor layer, and at least one dielectric layer adjacent a frontside surface of the sensor layer. The sensor layer further comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements. The backside trenches have corresponding backside field isolation implant regions formed in the sensor layer, and the resulting structure provides reductions in carrier recombination and crosstalk between adjacent photosensitive elements. The image sensor may be implemented in a digital camera or other type of digital imaging device.
Description
- The present invention is related to the inventions described in commonly-assigned U.S. Patent Applications Kodak Docket No. 94870, entitled “Color Filter Array Alignment Mark Formation in Backside Illuminated Image Sensors,” Kodak Docket No. 94872, entitled “Wafer Level Processing for Backside Illuminated Image Sensors,” and Kodak Docket No. 94889, entitled “Backside Illuminated Image Sensor with Reduced Dark Current,” which are concurrently filed herewith. The disclosures of these related applications are incorporated by reference herein in their entirety.
- The present invention relates generally to electronic image sensors for use in digital cameras and other types of imaging devices, and more particularly to processing techniques for use in forming backside illuminated image sensors.
- A typical electronic image sensor comprises a number of light sensitive picture elements (“pixels”) arranged in a two-dimensional array. Such an image sensor may be configured to produce a color image by forming an appropriate color filter array (CFA) over the pixels. Examples of image sensors of this type are disclosed in U.S. Patent Application Publication No. 2007/0024931, entitled “Image Sensor with Improved Light Sensitivity,” which is incorporated by reference herein.
- As is well known, an image sensor may be implemented using complementary metal-oxide-semiconductor (CMOS) circuitry. In such an arrangement, each pixel typically comprises a photodiode and other circuitry elements that are formed in a silicon sensor layer on a silicon substrate. One or more dielectric layers are usually formed above the silicon sensor layer and may incorporate additional circuitry elements as well as multiple levels of metallization used to form interconnects. The side of the image sensor on which the dielectric layers and associated levels of metallization are formed is commonly referred to as the frontside, while the side having the silicon substrate is referred to as the backside.
- In a frontside illuminated image sensor, light from a subject scene is incident on the frontside of the image sensor, and the silicon substrate is relatively thick. However, the presence of metallization level interconnects and various other features associated with the dielectric layers on the frontside of the image sensor can adversely impact the fill factor and quantum efficiency of the image sensor.
- A backside illuminated image sensor addresses the fill factor and quantum efficiency issues associated with the frontside dielectric layers by thinning or removing the thick silicon substrate and arranging the image sensor such that light from a subject scene is incident on the backside of the image sensor. Thus, the incident light is no longer impacted by metallization level interconnects and other features of the dielectric layers, and fill factor and quantum efficiency are improved.
- However, in many backside illuminated image sensors, charge storage regions associated with the sensor photodiodes are located a substantial distance away from the backside surface. This is problematic in that many carriers generated by the photodiodes from incident light are lost before they can be collected, for example, due to recombination with other carriers or crosstalk between adjacent photodiodes.
- Accordingly, a need exists for an improved backside illuminated image sensor which does not suffer from the excessive carrier loss problem described above.
- Illustrative embodiments of the invention provide backside illuminated image sensors having reduced carrier recombination and crosstalk, and thus improved performance.
- In accordance with one aspect of the invention, a process of forming a backside illuminated image sensor is provided. The process is a wafer level process for forming a plurality of image sensors each having a pixel array configured for backside illumination, with the image sensors being formed utilizing an image sensor wafer. The image sensor wafer comprises a substrate and a sensor layer formed over the substrate. The process includes the steps of forming backside trenches in a backside surface of the sensor layer, implanting a dopant into the sensor layer through the backside trenches so as to form backside field isolation implant regions corresponding to the backside trenches, filling the backside trenches, forming at least one antireflective layer over the filled backside trenches, and further processing the image sensor wafer to form the plurality of image sensors.
- The image sensor wafer may be, for example, a silicon-on-insulator (SOI) wafer having a buried oxide layer arranged between the substrate and the sensor layer, or an epitaxial wafer having a P− sensor layer formed over a P+ substrate.
- Prior to forming the backside trenches, a pad oxide layer may be formed over the sensor layer, and a pad nitride layer may be formed over the pad oxide layer. Alignment marks may then be formed that extend through the oxide and nitride layers and into the sensor layer. The backside trenches may be etched through the nitride and oxide layers, and a liner oxide layer may be formed within the backside trenches. The backside trenches may then be filled with a material such as oxide or polysilicon.
- The antireflective layer may comprise an antireflective oxide layer formed on the backside surface of the sensor layer, and an antireflective nitride layer formed over the antireflective oxide layer. Prior to or after forming the antireflective oxide layer, a backside passivation implant operation may be performed.
- The process may further include a backside well isolation implant operation. This may involve, for example, depositing a photoresist over the antireflective layer, patterning the photoresist to form openings over the backside trenches, and implanting a dopant through the openings to form backside well isolation implant regions corresponding to the backside trenches.
- In one of the illustrative embodiments, the step of further processing the image sensor wafer to form the plurality of image sensors further comprises the steps of forming an oxide layer over the antireflective layer, attaching a temporary carrier wafer to a backside surface of the oxide layer, removing the substrate, forming photosensitive elements of the pixel arrays in the sensor layer, forming frontside trenches in a frontside surface of the sensor layer, forming frontside field isolation implant regions corresponding to the frontside trenches, filling the frontside trenches, forming frontside well isolation implant regions corresponding to the frontside trenches, forming at least one dielectric layer on the frontside surface of the sensor layer, attaching a handle wafer to a frontside surface of said at least one dielectric layer, removing the temporary carrier wafer, and separating the image sensor wafer into the plurality of image sensors.
- In accordance with another aspect of the invention, a backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, an oxide layer adjacent a backside surface of the sensor layer, and at least one dielectric layer adjacent a frontside surface of the sensor layer. The sensor layer further comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements. The backside trenches have corresponding backside field isolation implant regions formed in the sensor layer.
- A backside illuminated image sensor in accordance with the invention may be advantageously implemented in a digital camera or other type of imaging device, and provides improved performance in such a device without significantly increasing image sensor die size or cost.
- The above and other objects, features, and advantages of the present invention will become more apparent when taken in conjunction with the following description and drawings wherein identical reference numerals have been used, where possible, to designate identical features that are common to the figures, and wherein:
-
FIG. 1 is a block diagram of a digital camera having a backside illuminated image sensor configured in accordance with an illustrative embodiment of the invention; -
FIGS. 2 through 14 are cross-sectional views showing portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, in accordance with an illustrative embodiment of the invention; and -
FIG. 15 is a plan view of an image sensor wafer comprising multiple image sensors formed using the exemplary process ofFIGS. 2 through 14 . - The present invention will be illustrated herein in conjunction with particular embodiments of digital cameras, backside illuminated image sensors, and processing techniques for forming such image sensors. It should be understood, however, that these illustrative arrangements are presented by way of example only, and should not be viewed as limiting the scope of the invention in any way. Those skilled in the art will recognize that the disclosed arrangements can be adapted in a straightforward manner for use with a wide variety of other types of imaging devices and image sensors.
-
FIG. 1 shows adigital camera 10 in an illustrative embodiment of the invention. In the digital camera, light from a subject scene is input to animaging stage 12. The imaging stage may comprise conventional elements such as a lens, a neutral density filter, an iris and a shutter. The light is focused by theimaging stage 12 to form an image on animage sensor 14, which converts the incident light to electrical signals. Thedigital camera 10 further includes aprocessor 16, amemory 18, a display 20, and one or more additional input/output (I/O)elements 22. - Although shown as separate elements in the embodiment of
FIG. 1 , theimaging stage 12 may be integrated with theimage sensor 14, and possibly one or more additional elements of thedigital camera 10, to form a compact camera module. - The
image sensor 14 is assumed in the present embodiment to be a CMOS image sensor, although other types of image sensors may be used in implementing the invention. More particularly, theimage sensor 14 comprises a backside illuminated image sensor that is formed in a manner to be described below in conjunction withFIGS. 2 through 14 . The image sensor generally comprises a pixel array having a plurality of pixels arranged in rows and columns and may include additional circuitry associated with sampling and readout of the pixel array, such as signal generation circuitry, signal processing circuitry, row and column selection circuitry, etc. This sampling and readout circuitry may comprise, for example, an analog signal processor for processing analog signals read out from the pixel array and an analog-to-digital converter for converting such signals to a digital form. These and other types of circuitry suitable for use in thedigital camera 10 are well known to those skilled in the art and will therefore not be described in detail herein. Portions of the sampling and readout circuitry may be arranged external to the image sensor, or formed integrally with the pixel array, for example, on a common integrated circuit with photodiodes and other elements of the pixel array. - The
image sensor 14 will typically be implemented as a color image sensor having an associated CFA pattern. Examples of CFA patterns that may be used with theimage sensor 14 include those described in the above-cited U.S. Patent Application Publication No. 2007/0024931, although other CFA patterns may be used in other embodiments of the invention. As another example, a conventional Bayer pattern may be used, as disclosed in U.S. Pat. No. 3,971,065, entitled “Color Imaging Array,” which is incorporated by reference herein. - The
processor 16 may comprise, for example, a microprocessor, a central processing unit (CPU), an application-specific integrated circuit (ASIC), a digital signal processor (DSP), or other processing device, or combinations of multiple such devices. Various elements of theimaging stage 12 and theimage sensor 14 may be controlled by timing signals or other signals supplied from theprocessor 16. - The
memory 18 may comprise any type of memory, such as, for example, random access memory (RAM), read-only memory (ROM), Flash memory, disk-based memory, removable memory, or other types of storage elements, in any combination. - Functionality associated with sampling and readout of the pixel array and the processing of corresponding image data may be implemented at least in part in the form of software that is stored in
memory 18 and executed byprocessor 16. - A given image captured by the
image sensor 14 may be stored by theprocessor 16 inmemory 18 and presented on display 20. The display 20 is typically an active matrix color liquid crystal display (LCD), although other types of displays may be used. The additional I/O elements 22 may comprise, for example, various on-screen controls, buttons or other user interfaces, network interfaces, memory card interfaces, etc. - Additional details regarding the operation of a digital camera of the type shown in
FIG. 1 can be found, for example, in the above-cited U.S. Patent Application Publication No. 2007/0024931. - It is to be appreciated that the digital camera as shown in
FIG. 1 may comprise additional or alternative elements of a type known to those skilled in the art. Elements not specifically shown or described herein may be selected from those known in the art. As noted previously, the present invention may be implemented in a wide variety of other types of digital cameras or imaging devices. Also, as mentioned above, certain aspects of the embodiments described herein may be implemented at least in part in the form of software executed by one or more processing elements of an imaging device. Such software can be implemented in a straightforward manner given the teachings provided herein, as will be appreciated by those skilled in the art. - The
image sensor 14 may be fabricated on a silicon substrate or other type of substrate. In a typical CMOS image sensor, each pixel of the pixel array includes a photodiode and associated circuitry for measuring the light level at that pixel. Such circuitry may comprise, for example, transfer gates, reset transistors, select transistors, output transistors, and other elements, configured in a well-known conventional manner. - As indicated previously, an excessive carrier loss problem can arise in conventional backside illuminated image sensors, due to carrier recombination prior to collection as well as crosstalk between adjacent photodiodes. One possible approach to addressing this problem is to utilize a low-doped epitaxial layer for the sensor layer in which the photodiodes are formed, so as to extend the depletion regions associated with the respective photodiodes and thereby reduce carrier recombination. However, we have discovered that such an approach can lead to increased “dark” current and degradations in quantum efficiency. Techniques for addressing the carrier loss problem without increasing dark current or degrading quantum efficiency will now be described with reference to
FIGS. 2 through 14 . It should be noted that the cross-sectional views shown in these figures are simplified in order to clearly illustrate various aspects of the present invention, and are not necessarily drawn to scale. A given embodiment may include a variety of other features or elements that are not explicitly illustrated but would be familiar to one skilled in the art as being commonly associated with image sensors of the general type described. - The techniques illustrated in
FIGS. 2 through 14 generally involve processing an image sensor wafer to form a plurality of image sensors each having a pixel array configured for backside illumination. Each ofFIGS. 2 through 8 will show various process steps as applied to two separate image sensor wafers, one a silicon-on-insulator (SO)wafer 200 and the other an epitaxial wafer 210. After completion of the process steps illustrated inFIG. 8 , the resulting image sensor wafers have at that point have substantially the same structure. Thus,FIGS. 9 through 14 will show the remaining process steps as applied to only a single image sensor wafer. Although the SO andepitaxial wafers 200 and 210 will be used to illustrate the invention, it is to be appreciated that other types of wafers may be used. - The portions of the
image sensor wafers 200 and 210 as shown inFIG. 2 generally correspond to a particular one of the image sensors, and may be viewed as including a pixel array area surrounded by periphery areas. The periphery areas may include or be associated with bond pad areas, or other portions of the image sensor. - The
image sensor wafer 200 or 210 also has a frontside and a backside. With reference toFIG. 2 , the backside of these image sensor wafers corresponds generally to the top of the wafers. Thus, in the completed image sensor wafer shown inFIG. 14 , light from a subject scene will be incident on the photodiodes or other photosensitive elements of the pixel array through the side identified in that figure as the backside, which again is the top of the wafer. The terms “frontside” and “backside” will be used herein to denote particular sides of an image sensor wafer or an image sensor formed from such a wafer, as well as sides of particular layers of the image sensor wafer or corresponding image sensor. - It should be noted that terms such as “on” or “over” when used in conjunction with layers of an image sensor wafer or corresponding image sensor are intended to be construed broadly, and therefore should not be interpreted to preclude the presence of one or more intervening layers or other intervening image sensor features or elements. Thus, a given layer that is described herein as being formed on or formed over another layer may be separated from the latter layer by one or more additional layers.
- Referring now to
FIG. 2 , the SOIimage sensor wafer 200 comprises asilicon substrate 202, a buried oxide (BOX)layer 204 formed on the substrate, and asilicon sensor layer 206 formed on the buried oxide layer. The epitaxial image sensor wafer 210 comprises aP+ substrate 212, and a P−sensor layer 214 formed over the P+ substrate. As indicated above, various layers of an image sensor wafer may be described herein as having frontside and backside surfaces. For example, thesensor layer 206 has afrontside surface 206F and a backside surface 206B. - For the remaining description of
FIGS. 2 through 8 , the process will be described primarily with reference to the SOIimage sensor wafer 200, with the understanding that similar steps are applied to the epitaxial wafer 210, as illustrated in these figures. Similar reference numerals will be used to denote corresponding elements in the SOI and epitaxial wafers, with those of the latter wafer being distinguished from those of the former by a prime symbol (′). Thus, for example,element 220 in the SOI wafer corresponds toelement 220 in the epitaxial wafer. - In the steps illustrated in
FIG. 2 , apad oxide layer 220 is formed over thesensor layer 206 of theSOI wafer 200, and apad nitride layer 222 is formed over thepad oxide layer 220. As will be seen, portions of these layers in a pixel array area of an image sensor are eventually removed, but other portions are utilized to form, for example, bond pad structures in periphery areas of the image sensor. - As shown in
FIG. 3 , alignment marks 300 are patterned and formed, which will generally involve lithography operations such as photoresist deposition followed by exposing, developing and etching. The alignment marks are patterned in accordance with a desired alignment mark pattern, which will generally depend upon the particular type of lithography equipment being used to process the image sensor wafer. In this example, the alignment marks 300 extend through the pad oxide andnitride layers sensor layer 206 to an underlying surface of the buriedoxide layer 204. Thus, the alignment marks extend through theentire sensor layer 206. These alignment marks can be used to provide alignment between frontside and backside features, and to align CFA elements and their associated microlenses to corresponding photodiodes or other photosensitive elements of the pixel array. - The alignment marks 300 may comprise polysilicon. Advantageous techniques for forming polysilicon alignment marks of this type in a backside illuminated image sensor are disclosed in the above-cited U.S. Patent Application Kodak Docket No. 94870, although a wide variety of other techniques may be used to form alignment marks 300.
-
Backside trenches 400 are then formed in the backside surface 206B of thesensor layer 206, as illustrated inFIG. 4 . A dopant is implanted into the sensor layer through thebackside trenches 400 as indicated by the downward pointing arrows so as to form backside fieldisolation implant regions 402. The backside trenches in this embodiment are formed by etching the trenches through the nitride andoxide layers - The
backside trenches 400 and their associated fieldisolation implant regions 402 serve to dielectrically isolate the backside of each pixel of the pixel array, which results in less carrier recombination and reduced crosstalk in the completed structure shown inFIG. 14 . - The
backside trenches 400 may be arranged so as to appear as a grid in a top-down plan view of the pixel array area of a given image sensor. In such an arrangement, each photodiode may be located in one of the grid positions so as to be substantially surrounded by backside trenches. - A liner oxide layer may be formed within the
backside trenches 400. Typically the liner oxide will have a thickness of about 50 to 150 Angstroms. The field isolation implant can be done before or after the formation of the liner oxide layer. - The dopant used for the field isolation implant is an n-type dopant, such as arsenic or phosphorus, if the pixel array is based on p-type metal-oxide-semiconductor (PMOS) circuitry, while a p-type dopant such as boron or indium would be used if the pixel array is based on n-type metal-oxide-semiconductor (NMOS) circuitry. Typical concentration ranges for the field isolation implant are from about 5×1012 to 5×1013 atoms/cm3.
- Referring now to
FIG. 5 , thebackside trenches 400 are filled with amaterial 500 and planarized, and the pad oxide andnitride layers fill material 500 may comprise, for example, oxide or polysilicon. Doped polysilicon can be used to absorb blue light between pixels and further reduce crosstalk. However, the quantum efficiency for the blue light will also be lower when using doped polysilicon as a fill material. - Antireflective layers are then formed over the filled backside trenches of the
sensor layer 206, as illustrated inFIG. 6 . More particularly, anantireflective oxide layer 600 is formed on the backside surface of the sensor layer, and anantireflective nitride layer 602 is formed over theantireflective oxide layer 600. The antireflective oxide layer has a thickness of approximately 50 Angstroms and the antireflective nitride layer has a thickness of approximately 500 Angstroms, although other values can be used. The antireflective oxide and nitride layers help to improve quantum efficiency. - The downward pointing arrows in
FIG. 6 illustrate the performance of a backside passivation implant operation in conjunction with the formation of theantireflective oxide layer 600. This passivation implant operation may performed before or after the formation of theoxide layer 600, and creates apassivation implant region 604 that serves to quench surface states at the backside surface of thesensor layer 206. - Like the field isolation implant of
FIG. 4 , the backside passivation implant ofFIG. 6 will use an n-type dopant for a PMOS pixel array or a p-type dopant for an NMOS pixel array. Also, suitable concentrations for the passivation implant are the same as those identified above for the field isolation implant, that is, from about 5×1012 to 5×1013 atoms/cm3. -
FIG. 7 illustrates the performance of a backside well isolation implant operation. Such an operation is considered optional, but can provide additional lateral isolation between adjacent photodiodes to be formed in thesensor layer 206. In this example, aphotoresist 700 is deposited over theantireflective nitride layer 602 and patterned to formopenings 702 over respective ones of thebackside trenches 400. Then, a well isolation implant operation is performed, as indicated by the downward pointing arrows, to implant a dopant through theopenings 702. This operation forms backside wellisolation implant regions 704 associated with the respective backside trenches. Forming theregions 704 from the backside rather than the frontside allows narrower regions to be formed, which can enhance performance. - The dopant used for the well isolation implant, like those used for the other implants previously described, will be an n-type dopant for a PMOS pixel array or a p-type dopant for an NMOS pixel array. Suitable concentrations for the well isolation implant are from about 5×1011 to 5×1013 atoms/cm3.
- Any remaining portions of the
photoresist 700 are then stripped, and anoxide layer 800 is deposited over theantireflective nitride layer 602 as illustrated inFIG. 8 . Theoxide layer 800 may be deposited to a thickness of about 0.1 to 0.5 μm. The backside surface of theoxide layer 800 may then be subject to a chemical-mechanical polishing (CMP) operation to prepare the surface for bonding of a temporary carrier wafer. -
FIG. 9 shows the image sensor wafer structure after atemporary carrier wafer 900 is bonded to the backside surface of theoxide layer 800 and thesubstrate 202 and buriedoxide layer 204 are removed. The substrate may be removed using, for example, grinding, polishing or etching techniques, in any combination. For theSOI wafer 200, thesubstrate 202 is removed down to the buriedoxide layer 204, and then the buried oxide layer is removed. For the epitaxial wafer 210, the substrate removal process is configured to terminate when the alignment marks 300 are reached. As indicated previously, because the structures formed from theSOI wafer 200 and the epitaxial wafer 210 are at this point substantially the same, the remaining portions of the process will be described with reference to a single image sensor wafer structure. In this structure as shown inFIG. 9 , thesensor layer - The backside
temporary carrier wafer 900 may comprise, for example, a type of wafer commonly referred to as a handle wafer. The temporary carrier wafer may be attached to the image sensor wafer using epoxy or another suitable adhesive. - Although the temporary carrier wafer is shown as a P− wafer in this embodiment, this is by way of example only, and other types of dopings may be used. Also, the sensor layer may use dopings other than those illustrated in the figure. For example, the sensor layer as illustrated in
FIG. 9 has a P− doping, but the processing operations could be modified in a straightforward manner to use an alternative doping such as an N− doping. Other doping indications shown adjacent the cross-sectional views inFIGS. 2 through 14 may be similarly varied in other embodiments, as will be appreciated by those skilled in the art. -
FIG. 10 shows the image sensor wafer flipped over for further processing. - As illustrated in
FIG. 11 , this further processing generally involves formingphotosensitive elements 1100 of the pixel arrays in thesensor layer frontside trenches 1102 in a frontside surface of the sensor layer, forming frontside field isolation implant regions corresponding to the frontside trenches, filling the frontside trenches, forming frontside wellisolation implant regions 1104 corresponding to the frontside trenches, and forming adielectric layer 1106 on the frontside surface of the sensor layer. As indicated previously herein, the photosensitive elements of the pixel arrays in the illustrative embodiments comprise photodiodes. - The
frontside trenches 1102 and their associated implant regions may be formed using techniques similar to those described above for formation of thebackside trenches 400 and their associated implant regions. - The
dielectric layer 1106 in this embodiment comprises multiple layers of dielectric material and may include, for example, an interlayer dielectric (ILD) and an intermetal dielectric (IMD) that separates multiple levels of metallization. Various image sensor features such as interconnects, gates or other circuitry elements may be formed within thedielectric layer 1106 using conventional techniques. Although only asingle dielectric layer 1106 is shown in the diagram ofFIG. 1 , other embodiments may comprise multiple dielectric layers, possibly separated from one another by one or more intervening layers.Metal conductors 1108 formed on a frontside surface of thedielectric layer 1106 represent the last metal layer in the image sensor wafer. - An
oxide layer 1200 is deposited over thedielectric layer 1106 andmetal conductors 1108, and then planarized using a CMP operation.FIG. 12 shows the resulting structure. - In
FIG. 13 , afrontside handle wafer 1300 is attached to theoxide layer 1200 above the last metal layer, and the backsidetemporary carrier wafer 900 is removed. Thehandle wafer 1300 may be attached using, for example, low temperature oxide-to-oxide bonding. -
FIG. 14 shows the image sensor wafer flipped again for further backside processing. Thefrontside handle wafer 1300 serves as a substrate, providing support for the structure for the further backside processing. This further processing may include, for example, forming CFAs on the backside surface of theoxide layer 800 for respective ones of the pixel arrays. Generally, each of the pixel arrays of the image sensor wafer has a corresponding CFA which includes color filter elements that are arranged over respectivephotosensitive elements 1100 of the sensor layer. Microlenses may also be formed over respective color filter elements of the CFAs. The CFAs and their associated microlenses are not shown in the figure, but can be arranged in a well-known conventional manner. - The color filter elements and associated microlenses are aligned with the alignment marks 300, so as to provide accurate alignment between the photodiodes of the sensor layer and the corresponding color filter elements of the CFA.
- The resulting processed image sensor wafer is then diced into a plurality of image sensors configured for backside illumination, one of which is the
image sensor 14 indigital camera 10. The wafer dicing operation will be described in greater detail below in conjunction withFIG. 15 . Thehandle wafer 1300 in this embodiment is not removed prior to dicing, but instead serves as a permanent handle wafer, portions of which remain part of respective ones of the image sensors that are separated from one another in the dicing operation. - In an alternative embodiment, a second temporary carrier wafer may be used in place of the
handle wafer 1300. The second temporary carrier wafer, like the firsttemporary carrier wafer 900, may be attached using epoxy or another suitable adhesive. After attachment of the second temporary carrier wafer, a transparent cover sheet comprising transparent covers overlying respective ones of the CFAs may be attached to the backside surface of the image sensor wafer prior to removing the second temporary carrier wafer. Each such glass cover may comprise a central cavity arranged over its corresponding CFA and further comprise peripheral supports secured to the backside surface of theoxide layer 800 via epoxy. The transparent cover sheet may be formed of glass or another transparent material. Such a cover sheet may be attached to the wafer as a single sheet which is divided into separate covers when the image sensors are diced from the wafer. Further details regarding the use of such a temporary carrier wafer and transparent cover sheet may be found in the above-cited U.S. Patent Application Kodak Docket No. 94872. However, it is to be appreciated that use of such elements and associated processing operations is not a requirement of the present invention. - Other illustrative operations that may be performed in a given embodiment of the invention include, for example, the formation of redistribution layer (RDL) conductors, the formation of a passivation layer, and formation of contact metallizations.
- As indicated above, the processing operations illustrated in
FIGS. 2 through 14 are wafer level processing operations applied to an image sensor wafer.FIG. 15 shows a plan view of animage sensor wafer 1500 comprising a plurality ofimage sensors 1502. Theimage sensors 1502 are formed through wafer level processing of theimage sensor wafer 1500 as described in conjunction withFIGS. 2 through 14 . The image sensors are then separated from one another by dicing the wafer along dicinglines 1504. A given one of theimage sensors 1502 corresponds to imagesensor 14 indigital camera 10 ofFIG. 1 . - The above-described illustrative embodiments advantageously provide an improved processing arrangement for forming a backside illuminated image sensor. For example, the process described in conjunction with
FIGS. 2 through 14 provides additional backside features, such as shallow backside trenches with associated backside field isolation, passivation and well isolation implants, that substantially reduce carrier recombination and crosstalk between adjacent photodiodes. This provides a backside illuminated image sensor that exhibits improved performance in terms of an enhanced ability to detect incident light, without significantly increasing image sensor die size or cost. - The invention has been described in detail with particular reference to certain illustrative embodiments thereof, but it will be understood that variations and modifications can be effected within the scope of the invention as set forth in the appended claims. For example, the invention can be implemented in other types of image sensors and digital imaging devices, using alternative materials, wafers, layers, process steps, etc. Thus, various process parameters such as layer thicknesses and dopant concentrations described in conjunction with the illustrative embodiments can be varied in alternative embodiments. These and other alternative embodiments will be readily apparent to those skilled in the art.
- 10 digital camera
- 12 imaging stage
- 14 backside illuminated image sensor
- 16 processor
- 18 memory
- 20 display
- 22 input/output (I/O) elements
- 200 silicon-on-insulator (SOI) wafer
- 202 substrate
- 204 buried oxide (BOX) layer
- 206 sensor layer
- 206B sensor layer backside surface
- 206F sensor layer frontside surface
- 210 epitaxial wafer
- 212 substrate
- 214 sensor layer
- 220 pad oxide layer
- 222 pad nitride layer
- 300 alignment marks
- 400 backside trench
- 402 field isolation implant region
- 500 trench fill material
- 600 antireflective oxide layer
- 602 antireflective nitride layer
- 604 backside passivation implant region
- 700 photoresist
- 702 openings
- 704 backside well isolation implant region
- 800 backside oxide layer
- 900 backside temporary carrier wafer
- 1100 photosensitive elements
- 1102 frontside trench
- 1104 frontside well isolation implant region
- 1106 dielectric layer
- 1108 last metal layer conductor
- 1200 oxide layer
- 1300 frontside handle wafer
- 1500 image sensor wafer
- 1502 image sensors
- 1504 dicing lines
Claims (20)
1. A wafer level processing method for forming a plurality of image sensors each having a pixel array configured for backside illumination, the image sensors being formed utilizing an image sensor wafer, the image sensor wafer comprising a substrate and a sensor layer formed over the substrate, the method comprising the steps of:
forming backside trenches in a backside surface of the sensor layer;
implanting a dopant into the sensor layer through the backside trenches so as to form backside field isolation implant regions corresponding to the backside trenches;
filling the backside trenches;
forming at least one antireflective layer over the filled backside trenches; and
further processing the image sensor wafer to form the plurality of image sensors.
2. The method of claim 1 wherein the image sensor wafer comprises a silicon-on-insulator (SOI) wafer having a buried oxide layer arranged between the substrate and the sensor layer.
3. The method of claim 1 wherein the image sensor wafer comprises an epitaxial wafer having a P− sensor layer formed over a P+ substrate.
4. The method of claim 1 farther comprising the steps of:
forming an oxide layer over the sensor layer;
forming a nitride layer over the oxide layer;
forming alignment marks that extend through the oxide and nitride layers and into the sensor layer.
5. The method of claim 4 wherein the step of forming backside trenches in the backside surface of the sensor layer further comprises the step of etching the backside trenches through the nitride and oxide layers.
6. The method of claim 1 further comprising the step of forming a liner oxide layer within the backside trenches.
7. The method of claim 1 wherein the step of filling the backside trenches comprises filling the backside trenches with one of oxide and polysilicon.
8. The method of claim 7 wherein the step of forming at least one antireflective layer over the filled backside trenches on the backside surface of the sensor layer further comprises the steps of:
forming an antireflective oxide layer on the backside surface of the sensor layer; and
forming an antireflective nitride layer over the antireflective oxide layer.
9. The method of claim 8 farther comprising the step of performing a passivation implant operation in conjunction with the formation of the antireflective oxide layer.
10. The method of claim 8 wherein the antireflective oxide layer has a thickness of approximately 50 Angstroms and the antireflective nitride layer has a thickness of approximately 500 Angstroms.
11. The method of claim 1 further comprising the steps of:
depositing a photoresist over the antireflective layer;
patterning the photoresist to form openings over the backside trenches; and
implanting a dopant through the openings to form backside well isolation implant regions corresponding to the backside trenches.
12. The method of claim 1 wherein the step of further processing the image sensor wafer to form the plurality of image sensors further comprises the steps of:
forming an oxide layer over said at least one antireflective layer;
attaching a temporary carrier wafer to a backside surface of the oxide layer;
removing the substrate;
forming photosensitive elements of the pixel arrays in the sensor layer;
forming frontside trenches in a frontside surface of the sensor layer;
forming frontside field isolation implant regions corresponding to the frontside trenches;
filling the frontside trenches;
forming frontside well isolation implant regions corresponding to the frontside trenches;
forming at least one dielectric layer on the frontside surface of the sensor layer;
attaching a handle wafer to a frontside surface of said at least one dielectric layer;
removing the temporary carrier wafer; and
separating the image sensor wafer into the plurality of image sensors.
13. The method of claim 12 wherein said at least one dielectric layer comprises an interlayer dielectric and further comprises an intermetal dielectric separating multiple levels of metallization.
14. An image sensor having a pixel array configured for backside illumination, comprising:
a sensor layer comprising a plurality of photosensitive elements of the pixel array;
an oxide layer adjacent a backside surface of the sensor layer; and
at least one dielectric layer adjacent a frontside surface of the sensor layer;
wherein the sensor layer comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements, said backside trenches having corresponding backside field isolation implant regions formed in the sensor layer.
15. The image sensor of claim 14 farther comprising at least one antireflective layer arranged between the oxide layer and the sensor layer.
16. The image sensor of claim 14 wherein the sensor layer further comprises a plurality of frontside trenches formed in the frontside surface of the sensor layer and arranged between respective pairs of the photosensitive elements in alignment with corresponding ones of the backside trenches, said frontside trenches having corresponding frontside field isolation implant regions formed in the sensor layer.
17. The image sensor of claim 16 wherein the backside trenches have corresponding backside well isolation implant regions formed in the sensor layer in alignment with the backside trenches and the frontside trenches have corresponding frontside well isolation implant regions formed in the sensor layer in alignment with the frontside trenches.
18. The image sensor of claim 14 wherein said image sensor comprises a CMOS image sensor.
19. A digital imaging device comprising:
an image sensor having a pixel array configured for backside illumination; and
one or more processing elements configured to process outputs of the image sensor to generate a digital image;
wherein said image sensor comprises:
a sensor layer comprising a plurality of photosensitive elements of the pixel array;
an oxide layer adjacent a backside surface of the sensor layer; and
at least one dielectric layer adjacent a frontside surface of the sensor layer;
wherein the sensor layer comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements, said backside trenches having corresponding backside field isolation implant regions formed in the sensor layer.
20. The digital imaging device of claim 19 wherein said imaging device comprises a digital camera.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/169,810 US20100006908A1 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
PCT/US2009/003977 WO2010027395A2 (en) | 2008-07-09 | 2009-07-07 | Backside illuminated image sensor with backside trenches |
JP2011517413A JP5420656B2 (en) | 2008-07-09 | 2009-07-07 | Backside illuminated image sensor with backside trench |
EP09796848.1A EP2311091B1 (en) | 2008-07-09 | 2009-07-07 | Backside illuminated image sensor with backside trenches |
KR1020117003045A KR101341048B1 (en) | 2008-07-09 | 2009-07-07 | Backside illuminated image sensor with backside trenches |
CN2009801231369A CN102067316B (en) | 2008-07-09 | 2009-07-07 | Backside illuminated image sensor with backside trenches |
TW098123129A TWI452684B (en) | 2008-07-09 | 2009-07-08 | Backside illuminated image sensor with backside trenches |
US12/944,268 US8076170B2 (en) | 2008-07-09 | 2010-11-11 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/169,810 US20100006908A1 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/944,268 Division US8076170B2 (en) | 2008-07-09 | 2010-11-11 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100006908A1 true US20100006908A1 (en) | 2010-01-14 |
Family
ID=41504361
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/169,810 Abandoned US20100006908A1 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
US12/944,268 Active US8076170B2 (en) | 2008-07-09 | 2010-11-11 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/944,268 Active US8076170B2 (en) | 2008-07-09 | 2010-11-11 | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
Country Status (7)
Country | Link |
---|---|
US (2) | US20100006908A1 (en) |
EP (1) | EP2311091B1 (en) |
JP (1) | JP5420656B2 (en) |
KR (1) | KR101341048B1 (en) |
CN (1) | CN102067316B (en) |
TW (1) | TWI452684B (en) |
WO (1) | WO2010027395A2 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070024879A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Processing color and panchromatic pixels |
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US20090303377A1 (en) * | 2008-06-04 | 2009-12-10 | Meisenzahl Eric J | Image sensors with improved angle response |
US20100302418A1 (en) * | 2009-05-28 | 2010-12-02 | Adams Jr James E | Four-channel color filter array interpolation |
US20110084350A1 (en) * | 2009-10-14 | 2011-04-14 | Kabushiki Kaisha Toshiba | Solid state image capture device and method for manufacturing same |
US20110115957A1 (en) * | 2008-07-09 | 2011-05-19 | Brady Frederick T | Backside illuminated image sensor with reduced dark current |
US20110211109A1 (en) * | 2006-05-22 | 2011-09-01 | Compton John T | Image sensor with improved light sensitivity |
CN102214664A (en) * | 2010-04-02 | 2011-10-12 | 台湾积体电路制造股份有限公司 | Semiconductor device and manufacturing method thereof |
US8119435B2 (en) | 2008-07-09 | 2012-02-21 | Omnivision Technologies, Inc. | Wafer level processing for backside illuminated image sensors |
US8139130B2 (en) | 2005-07-28 | 2012-03-20 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
FR2976119A1 (en) * | 2011-06-06 | 2012-12-07 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING AN IMAGING DEVICE WITH REAR-SIDED ILLUMINATION, AND DEVICE THEREFOR |
US8416339B2 (en) | 2006-10-04 | 2013-04-09 | Omni Vision Technologies, Inc. | Providing multiple video signals from single sensor |
US20130105928A1 (en) * | 2011-10-28 | 2013-05-02 | Intevac, Inc. | BACKSIDE-THINNED IMAGE SENSOR USING Al2O3 SURFACE PASSIVATION |
US20150111334A1 (en) * | 2009-04-23 | 2015-04-23 | Taiwan Semiconductor Manufacturing Compnay, Ltd. | Method of making backside illuminated image sensors |
US20150352665A1 (en) * | 2012-02-10 | 2015-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and Apparatus for Reducing Stripe Patterns |
US9466629B2 (en) | 2014-06-23 | 2016-10-11 | Samsung Electronics Co., Ltd. | Image sensor and method of fabricating the same |
US20170104540A1 (en) * | 2015-05-15 | 2017-04-13 | Skyworks Solutions, Inc. | Radio-frequency isolation using front side opening |
US10134926B2 (en) | 2015-02-03 | 2018-11-20 | Microsoft Technology Licensing, Llc | Quantum-efficiency-enhanced time-of-flight detector |
CN109994493A (en) * | 2017-12-08 | 2019-07-09 | 意法半导体(克洛尔2)公司 | Electronic device imaging sensor |
US10432883B1 (en) * | 2018-06-12 | 2019-10-01 | Semiconductor Components Industries, Llc | Backside illuminated global shutter pixels |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8017426B2 (en) * | 2008-07-09 | 2011-09-13 | Omnivision Technologies, Inc. | Color filter array alignment mark formation in backside illuminated image sensors |
US8224082B2 (en) * | 2009-03-10 | 2012-07-17 | Omnivision Technologies, Inc. | CFA image with synthetic panchromatic image |
US8068153B2 (en) * | 2009-03-27 | 2011-11-29 | Omnivision Technologies, Inc. | Producing full-color image using CFA image |
US8045024B2 (en) * | 2009-04-15 | 2011-10-25 | Omnivision Technologies, Inc. | Producing full-color image with reduced motion blur |
US8460979B2 (en) * | 2009-04-27 | 2013-06-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a backside illuminated image sensor |
US8203633B2 (en) * | 2009-05-27 | 2012-06-19 | Omnivision Technologies, Inc. | Four-channel color filter array pattern |
US8125546B2 (en) * | 2009-06-05 | 2012-02-28 | Omnivision Technologies, Inc. | Color filter array pattern having four-channels |
US8253832B2 (en) * | 2009-06-09 | 2012-08-28 | Omnivision Technologies, Inc. | Interpolation for four-channel color filter array |
KR101803719B1 (en) * | 2010-10-26 | 2017-12-04 | 삼성전자 주식회사 | Backside illuminated active pixel sensor array and method for manufacturing the same, backside illuminated image sensor with the same |
US8308379B2 (en) | 2010-12-01 | 2012-11-13 | Digitaloptics Corporation | Three-pole tilt control system for camera module |
US9029759B2 (en) * | 2012-04-12 | 2015-05-12 | Nan Chang O-Film Optoelectronics Technology Ltd | Compact camera modules with features for reducing Z-height and facilitating lens alignment and methods for manufacturing the same |
US9001268B2 (en) | 2012-08-10 | 2015-04-07 | Nan Chang O-Film Optoelectronics Technology Ltd | Auto-focus camera module with flexible printed circuit extension |
US9287308B2 (en) | 2013-04-08 | 2016-03-15 | Omnivision Technologies, Inc. | Image sensor having metal contact coupled through a contact etch stop layer with an isolation region |
KR102340346B1 (en) * | 2014-08-26 | 2021-12-16 | 삼성전자주식회사 | Color filter array and method for manufacturing the same and image sensor including the same |
US9484370B2 (en) | 2014-10-27 | 2016-11-01 | Omnivision Technologies, Inc. | Isolated global shutter pixel storage structure |
CN108346673B (en) * | 2017-01-23 | 2021-11-12 | 中芯国际集成电路制造(上海)有限公司 | Backside-illuminated image sensor, manufacturing method thereof and electronic device |
CN108470741A (en) * | 2018-03-16 | 2018-08-31 | 昆山锐芯微电子有限公司 | Imaging sensor and forming method thereof |
CN110783356B (en) * | 2019-11-05 | 2022-09-02 | 锐芯微电子股份有限公司 | Time delay integral image sensor and forming method thereof |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4988994A (en) * | 1987-08-26 | 1991-01-29 | Robot Foto Und Electronic Gmbh U. Co. Kg | Traffic monitoring device |
US5023809A (en) * | 1987-02-02 | 1991-06-11 | Precision Technology Inc. | Target tracking device |
US5155689A (en) * | 1991-01-17 | 1992-10-13 | By-Word Technologies, Inc. | Vehicle locating and communicating method and apparatus |
US5161632A (en) * | 1990-06-01 | 1992-11-10 | Mitsubishi Denki K.K. | Tracking control device for a vehicle |
US5369590A (en) * | 1992-04-20 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Inter-vehicle distance detecting device |
US5490075A (en) * | 1994-08-01 | 1996-02-06 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Global positioning system synchronized active light autonomous docking system |
US5839759A (en) * | 1997-03-06 | 1998-11-24 | Trigo; Kevin A. | Vehicle capture device |
US5892441A (en) * | 1996-06-26 | 1999-04-06 | Par Government Systems Corporation | Sensing with active electronic tags |
US6052068A (en) * | 1997-03-25 | 2000-04-18 | Frederick J. Price | Vehicle identification system |
US6176519B1 (en) * | 1996-05-27 | 2001-01-23 | Markku Limingoja | Method and device for forced stopping of a vehicle |
US6371000B1 (en) * | 1994-07-11 | 2002-04-16 | Jaycor | Electromagnetic vehicle disabler system and method |
US20060068586A1 (en) * | 2004-09-17 | 2006-03-30 | Bedabrata Pain | Method for implementation of back-illuminated CMOS or CCD imagers |
US20070194397A1 (en) * | 2006-02-17 | 2007-08-23 | Adkisson James W | Photo-sensor and pixel array with backside illumination and method of forming the photo-sensor |
US20100006963A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Wafer level processing for backside illuminated sensors |
US20100006909A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Color filter array alignment mark formation in backside illuminated image sensors |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5227313A (en) * | 1992-07-24 | 1993-07-13 | Eastman Kodak Company | Process for making backside illuminated image sensors |
US5244817A (en) * | 1992-08-03 | 1993-09-14 | Eastman Kodak Company | Method of making backside illuminated image sensors |
US5786236A (en) * | 1996-03-29 | 1998-07-28 | Eastman Kodak Company | Backside thinning using ion-beam figuring |
US6429036B1 (en) * | 1999-01-14 | 2002-08-06 | Micron Technology, Inc. | Backside illumination of CMOS image sensor |
US6168965B1 (en) * | 1999-08-12 | 2001-01-02 | Tower Semiconductor Ltd. | Method for making backside illuminated image sensor |
JP4235787B2 (en) * | 2001-10-03 | 2009-03-11 | ソニー株式会社 | Manufacturing method of solid-state imaging device |
CN100405598C (en) * | 2002-11-12 | 2008-07-23 | 微米技术有限公司 | Grounded gate and isolation techniques for reducing dark current in CMOS image sensors |
US7091536B2 (en) * | 2002-11-14 | 2006-08-15 | Micron Technology, Inc. | Isolation process and structure for CMOS imagers |
US7462553B2 (en) * | 2003-06-25 | 2008-12-09 | Semicoa | Ultra thin back-illuminated photodiode array fabrication methods |
CA2435453C (en) | 2003-07-16 | 2008-08-05 | Robert James Hunter | Conversion kit for turning a cross-legged folding cot into a tiered cot |
US7214999B2 (en) * | 2003-10-31 | 2007-05-08 | Motorola, Inc. | Integrated photoserver for CMOS imagers |
JP4412710B2 (en) * | 2003-11-25 | 2010-02-10 | キヤノン株式会社 | Method for designing photoelectric conversion device |
JP2005353996A (en) * | 2004-06-14 | 2005-12-22 | Sony Corp | Solid-state imaging element and its manufacturing method, and semiconductor device and its manufacturing method |
US7385238B2 (en) | 2004-08-16 | 2008-06-10 | Micron Technology, Inc. | Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors |
JP4841834B2 (en) | 2004-12-24 | 2011-12-21 | 浜松ホトニクス株式会社 | Photodiode array |
US8139130B2 (en) | 2005-07-28 | 2012-03-20 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US7315014B2 (en) * | 2005-08-30 | 2008-01-01 | Micron Technology, Inc. | Image sensors with optical trench |
US20070052050A1 (en) * | 2005-09-07 | 2007-03-08 | Bart Dierickx | Backside thinned image sensor with integrated lens stack |
US7576404B2 (en) * | 2005-12-16 | 2009-08-18 | Icemos Technology Ltd. | Backlit photodiode and method of manufacturing a backlit photodiode |
JP2007288136A (en) * | 2006-03-24 | 2007-11-01 | Matsushita Electric Ind Co Ltd | Solid state imaging device and its manufacturing method |
JP5055026B2 (en) * | 2007-05-31 | 2012-10-24 | 富士フイルム株式会社 | Image pickup device, image pickup device manufacturing method, and image pickup device semiconductor substrate |
WO2009023603A1 (en) * | 2007-08-10 | 2009-02-19 | Semicoa | Back-illuminated, thin photodiode arrays with trench isolation |
WO2009105120A1 (en) * | 2008-02-19 | 2009-08-27 | Sarnoff Corporation | Method and device for reducing crosstalk in back illuminated imagers |
KR20110034930A (en) * | 2009-09-29 | 2011-04-06 | 삼성전자주식회사 | Solar cell and method for manufacturing the same |
-
2008
- 2008-07-09 US US12/169,810 patent/US20100006908A1/en not_active Abandoned
-
2009
- 2009-07-07 EP EP09796848.1A patent/EP2311091B1/en active Active
- 2009-07-07 JP JP2011517413A patent/JP5420656B2/en active Active
- 2009-07-07 KR KR1020117003045A patent/KR101341048B1/en active IP Right Grant
- 2009-07-07 CN CN2009801231369A patent/CN102067316B/en active Active
- 2009-07-07 WO PCT/US2009/003977 patent/WO2010027395A2/en active Application Filing
- 2009-07-08 TW TW098123129A patent/TWI452684B/en active
-
2010
- 2010-11-11 US US12/944,268 patent/US8076170B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5023809A (en) * | 1987-02-02 | 1991-06-11 | Precision Technology Inc. | Target tracking device |
US4988994A (en) * | 1987-08-26 | 1991-01-29 | Robot Foto Und Electronic Gmbh U. Co. Kg | Traffic monitoring device |
US5161632A (en) * | 1990-06-01 | 1992-11-10 | Mitsubishi Denki K.K. | Tracking control device for a vehicle |
US5155689A (en) * | 1991-01-17 | 1992-10-13 | By-Word Technologies, Inc. | Vehicle locating and communicating method and apparatus |
US5369590A (en) * | 1992-04-20 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Inter-vehicle distance detecting device |
US6371000B1 (en) * | 1994-07-11 | 2002-04-16 | Jaycor | Electromagnetic vehicle disabler system and method |
US5490075A (en) * | 1994-08-01 | 1996-02-06 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Global positioning system synchronized active light autonomous docking system |
US6176519B1 (en) * | 1996-05-27 | 2001-01-23 | Markku Limingoja | Method and device for forced stopping of a vehicle |
US5892441A (en) * | 1996-06-26 | 1999-04-06 | Par Government Systems Corporation | Sensing with active electronic tags |
US5839759A (en) * | 1997-03-06 | 1998-11-24 | Trigo; Kevin A. | Vehicle capture device |
US6052068A (en) * | 1997-03-25 | 2000-04-18 | Frederick J. Price | Vehicle identification system |
US20060068586A1 (en) * | 2004-09-17 | 2006-03-30 | Bedabrata Pain | Method for implementation of back-illuminated CMOS or CCD imagers |
US20070194397A1 (en) * | 2006-02-17 | 2007-08-23 | Adkisson James W | Photo-sensor and pixel array with backside illumination and method of forming the photo-sensor |
US20100006963A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Wafer level processing for backside illuminated sensors |
US20100006909A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Color filter array alignment mark formation in backside illuminated image sensors |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8330839B2 (en) | 2005-07-28 | 2012-12-11 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8711452B2 (en) | 2005-07-28 | 2014-04-29 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
US20070024879A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Processing color and panchromatic pixels |
US8139130B2 (en) | 2005-07-28 | 2012-03-20 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8274715B2 (en) | 2005-07-28 | 2012-09-25 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
US20110211109A1 (en) * | 2006-05-22 | 2011-09-01 | Compton John T | Image sensor with improved light sensitivity |
US8194296B2 (en) | 2006-05-22 | 2012-06-05 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8416339B2 (en) | 2006-10-04 | 2013-04-09 | Omni Vision Technologies, Inc. | Providing multiple video signals from single sensor |
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US8896712B2 (en) | 2007-07-20 | 2014-11-25 | Omnivision Technologies, Inc. | Determining and correcting for imaging device motion during an exposure |
US20090303377A1 (en) * | 2008-06-04 | 2009-12-10 | Meisenzahl Eric J | Image sensors with improved angle response |
US8350952B2 (en) | 2008-06-04 | 2013-01-08 | Omnivision Technologies, Inc. | Image sensors with improved angle response |
US8119435B2 (en) | 2008-07-09 | 2012-02-21 | Omnivision Technologies, Inc. | Wafer level processing for backside illuminated image sensors |
US20110115957A1 (en) * | 2008-07-09 | 2011-05-19 | Brady Frederick T | Backside illuminated image sensor with reduced dark current |
US9257326B2 (en) * | 2009-04-23 | 2016-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making backside illuminated image sensors |
US20150111334A1 (en) * | 2009-04-23 | 2015-04-23 | Taiwan Semiconductor Manufacturing Compnay, Ltd. | Method of making backside illuminated image sensors |
US20100302418A1 (en) * | 2009-05-28 | 2010-12-02 | Adams Jr James E | Four-channel color filter array interpolation |
US8552516B2 (en) * | 2009-10-14 | 2013-10-08 | Kabushiki Kaisha Toshiba | Solid state image capture device and method for manufacturing same |
US20110084350A1 (en) * | 2009-10-14 | 2011-04-14 | Kabushiki Kaisha Toshiba | Solid state image capture device and method for manufacturing same |
CN102214664A (en) * | 2010-04-02 | 2011-10-12 | 台湾积体电路制造股份有限公司 | Semiconductor device and manufacturing method thereof |
US8389377B2 (en) | 2010-04-02 | 2013-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sensor element isolation in a backside illuminated image sensor |
US8847344B2 (en) | 2011-06-06 | 2014-09-30 | STMicroelectronics (Croles 2) SAS | Process for fabricating a backside-illuminated imaging device and corresponding device |
FR2976119A1 (en) * | 2011-06-06 | 2012-12-07 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING AN IMAGING DEVICE WITH REAR-SIDED ILLUMINATION, AND DEVICE THEREFOR |
US20130105928A1 (en) * | 2011-10-28 | 2013-05-02 | Intevac, Inc. | BACKSIDE-THINNED IMAGE SENSOR USING Al2O3 SURFACE PASSIVATION |
US8975668B2 (en) * | 2011-10-28 | 2015-03-10 | Intevac, Inc. | Backside-thinned image sensor using Al2 O3 surface passivation |
US10290502B2 (en) * | 2012-02-10 | 2019-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus for reducing stripe patterns |
US20150352665A1 (en) * | 2012-02-10 | 2015-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and Apparatus for Reducing Stripe Patterns |
US9466629B2 (en) | 2014-06-23 | 2016-10-11 | Samsung Electronics Co., Ltd. | Image sensor and method of fabricating the same |
US10134926B2 (en) | 2015-02-03 | 2018-11-20 | Microsoft Technology Licensing, Llc | Quantum-efficiency-enhanced time-of-flight detector |
US20170104540A1 (en) * | 2015-05-15 | 2017-04-13 | Skyworks Solutions, Inc. | Radio-frequency isolation using front side opening |
US10256197B2 (en) * | 2015-05-15 | 2019-04-09 | Skyworks Solutions, Inc. | Radio-frequency isolation using front side opening |
US10446505B2 (en) | 2015-05-15 | 2019-10-15 | Skyworks Solutions, Inc. | Backside substrate openings in transistor devices |
CN109994493A (en) * | 2017-12-08 | 2019-07-09 | 意法半导体(克洛尔2)公司 | Electronic device imaging sensor |
US10432883B1 (en) * | 2018-06-12 | 2019-10-01 | Semiconductor Components Industries, Llc | Backside illuminated global shutter pixels |
CN110600490A (en) * | 2018-06-12 | 2019-12-20 | 半导体元件工业有限责任公司 | Back-illuminated global shutter pixel |
Also Published As
Publication number | Publication date |
---|---|
CN102067316B (en) | 2013-05-01 |
EP2311091A2 (en) | 2011-04-20 |
EP2311091B1 (en) | 2016-11-23 |
WO2010027395A2 (en) | 2010-03-11 |
WO2010027395A3 (en) | 2010-05-14 |
JP5420656B2 (en) | 2014-02-19 |
US20110059572A1 (en) | 2011-03-10 |
TW201010071A (en) | 2010-03-01 |
KR101341048B1 (en) | 2013-12-12 |
KR20110030670A (en) | 2011-03-23 |
JP2011527829A (en) | 2011-11-04 |
US8076170B2 (en) | 2011-12-13 |
TWI452684B (en) | 2014-09-11 |
CN102067316A (en) | 2011-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8076170B2 (en) | Backside illuminated image sensor with shallow backside trench for photodiode isolation | |
US7915067B2 (en) | Backside illuminated image sensor with reduced dark current | |
US8017426B2 (en) | Color filter array alignment mark formation in backside illuminated image sensors | |
US8119435B2 (en) | Wafer level processing for backside illuminated image sensors | |
US8211732B2 (en) | Image sensor with raised photosensitive elements | |
US7821046B2 (en) | Methods, structures and sytems for an image sensor device for improving quantum efficiency of red pixels | |
KR101443438B1 (en) | Backside illuminated cmos image sensor | |
CN101176208A (en) | Color pixels with anti-blooming isolation and method of formation | |
US20080303932A1 (en) | Isolation structure for image sensor device | |
US20100148230A1 (en) | Trench isolation regions in image sensors | |
US20100026824A1 (en) | Image sensor with reduced red light crosstalk | |
US8652868B2 (en) | Implanting method for forming photodiode | |
US20100006964A1 (en) | Backside illuminated image sensor having biased conductive layer for increased quantum efficiency | |
KR20100079247A (en) | Back side illumination image sensor and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: EASTMAN KODAK COMPANY, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BRADY, FREDERICK T.;REEL/FRAME:021211/0479 Effective date: 20080709 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |